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“Believe In The Law!”
Bus Architectures
NoCs
Design Complexity:
From 10 to 100+ Cores!
Performance:
Requirements Go Up!
Power Budget Remains Fixed
Scalability:
Current Architectures
Cannot Keep Up!
“Believe In Moore’s Law!”
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“Believe In The Law!”
Bus Architectures
NoCs
Sonics MicroNetwork
Highly Parameterizable, TDMA-based Bus
STBus / AMBA
High Performance, Support Instantiation of Various Topologies
Bus Architectures
Example: AMBA
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“Believe In The Law!”
Bus Architectures
NoCs
Protocol
Lacks parallelism
Typically:
in order completion
no multiple outstanding transactions
High arbitration overhead
Bus architecture exposed
Hinders IP integration
Topology
Scalability limitation of shared bus solution
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Xpipes Lite: Redesign
Second xpipes Design Library Version
Complete Redesign!
Goals:
High Performance
Automated Synthesis
Comparison With Old xpipes Library
Lower Latency (7 to 2 stage switches)
Fully Synthesizable!
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Xpipes Lite: Network Interface
End-to-end communication protocol
Independent request/response
Can be tailored to core features
Support for sideband signals
interrupts
Efficient burst handling
Supports threading extensions
OCP
Network Interface
Transaction
centric
Network protocol
Lite Version
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Xpipes Lite: Packetization
Packetization
Header register (about 50 bits): one for every transaction
OCP
from MAddr after LUT
Flit decomposition 
Payload register: one for every burst beat
First beat of 
a burst read
Flit decomposition 
OCP
Lite Version
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Xpipes Lite: Switch
Output Queued
Buffering for Performance
ACK/nACK Error Control
Designed for Pipelined, Unreliable Links
Switch
Crossbar
Allocator
Arbiter
ACK/nACK Flow & Error Control
2-stage pipelined
High Speed (1GHz @ 130nm)
Wormhole Switching
Arbitration: Fixed / RR
Source Based Routing
Lite Version
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High Level View
NoC Synthesis Flow
Topology Instantiation
High Level View
Typical SoC Application Characteristics
Complex
Highly Heterogeneous
Communication Intensive
xpipes: A Synthesizable, High Performance,
Heterogeneous NoC Infrastructure
Example
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High Level View
NoC Synthesis Flow
Topology Instantiation
NoC Synthesis Flow
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Power  Lib
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Application xpipes Lite:
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Switch
Link
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High Level View
NoC Synthesis Flow
Topology Instantiation
Topology Instantiation
Creates a Class Template For Each Network Component Type
Component Optimizations
I/O Ports
Buffer Sizes
Hierarchical System Instantiation
Synthesis View
Simulation View
xpipes Compiler
XpipesCompiler
NoC specification Routing tables xpipes components
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Xpipes Lite: Network Interface
Network Interface
Transaction
centric
Network protocol
NI Synthesis
Switch Synthesis
The Power of Abstraction
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Xpipes Lite: Switch
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The Power of Abstraction
The Power of Abstraction: Mesh Case Study
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A 3x4 xpipes mesh for  8 processors and 11 slaves occupies ~2,6 mm2
Initiator NI / Target NI / 4x4 Switch  @  1GHZ
6x4 Switch  @  875 – 980 MHz
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The Power of Abstraction
The Power of Abstraction: Full Custom vs Macro Based NoCs
Greater Opportunity for Optimization
Various Power/Frequency/Area Tradeoffs!
32bit 5x5 Switches
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The Power of Abstraction
The Power of Abstraction: Shift Efforts at a Higher Abstraction Layer
Quick and Accurate Estimations
Sample xpipes Topologies
925MHZ, .51mm2 (+10% Performance!)
OR: 850MHz, .42mm2 (-14% Area)
Fewer Clock Cycles (Latency Gains)
However: 780MHZ, .48mm2 area
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Complete Synthesis Oriented Design Flow for NoCs
Automatic NoC Generation from Application Graph
Orthogonal Synthesis & Simulation Design Flows
High Speed, Highly Parameterizable Design Library
Allows Faster & More Accurate Design Space Exploration
Conclusion
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Thank You!
